- Nehalem Turbo mode and Integrated power gate - Nehalem for multi sockets system in one year - Intel new mobile processor officially - Why Nehalem is slower in Games -

Today computer news : 2008 - 08 - 20

Loading news. Please wait

DATE:2008-08-20

We already reported about the possibility of dynamic frequencies change in nehalem core in the dependence on the load , and only yesterday intel company opened the details about this frequencies control mechanisms .

Core i7 processors (Bloomfield) will support two key technologies, which allows to optimize the energy consumption: Turbo mode and Integrated power gate. The first will allow to dynamically increase the frequency of the loaded cores in applications, badly optimized under multi-thread. In this case the energy consumption will not go beyond the limits TDP of those processor  .

AND electric power saving will be possible using the second technology - Integrated power gate. Due to the integrated advanced power control , the processor will be able to disconnect core (cores) individually. Thus, the loaded core in nehalem processors will be accelerated, while other will be disabled.

Add Comment ( 1 )

DATE:2008-08-20

If AMD will begin the deliveries Of shanghai multiprocessor systems already in the fourth quarter this year, then Intel in this period will supply nehalem processors only for the desktop sector and for the two-processor servers ( initial level ).

Intel briefly described on IDF fall 200 its plans with respect to the release of nehalem server processors . First , to public INTEL demonstrated a silicic plates with the 8 core nehalem version , which will be used precisely in the server segment. INTEL representatives openly stated that the server processors nehalem-EX for systems with more than four sockets will be presented in the second-half of 2009.

It should be noted that even desktop systems on base Of bloomfield with six slots DIMM can support the imposing storage capacity due to the use of special DDR-3 modules class MetaRAM with volume 8-16 Gb each. In servers motherboard the capacity of supported memory can be increased up to 144 Gb.

Add Comment ( 1 )

DATE:2008-08-20

In complete agreement with the planned anoucement , intel presented yesterday several new mobile processors models  , with the first four core for mobile application. Let us immediately note that the latter are based on E0 stepping , which already demonstrated its excellent frequency potential and the moderate energy consuption -  TDP value for intel mobile processors with four core does not exceed 45 W.

Let us thus, examine the intel processors witch appeared yesterday in the official price list:

1. Core 2 Extreme QX9300 - > four core, unlocked multiplier, 2.53 GHz, 1066 MHz bus, 45 nm technical process, 2 X 6 mb cache in the second level, TDP=45 W, $1038;
2. Core 2 Quad q9100 - > four core, 2.26 GHz, 1066 MHz bus, 45 nm technical process, 2 X 6 mb cache in the second level, TDP=45 W,  $851;
3. Core 2 Duo SP9400 - > two core, 2.4 GHz, 1066 MHz bus, 45 nm technical process, 6 mb cache in the second level, TDP=25 W, $316;
4. Core 2 Duo SP9300 - > two core, 2.26 GHz, 1066 MHz bus, 45 nm technical process, 6 mb cache in the second level, TDP=25 W, $284;
5. Core 2 Duo SL9400 - > two core, 1.86 GHz, 1066 MHz bus, 45 nm technical process, 6 mb cache in the second level, TDP=17 W, $316;
6. Core 2 Duo SL9300 - > two core, 1.6 GHz, 1066 MHz bus, 45 nm technical process, 6 mb cache in the second level, TDP=17 W, $284;
7. Core 2 Duo SU9400 - > two core, 1.4 GHz, 800 MHz bus, 45 nm technical process, 3 mb cache in the second level, TDP=10 W, $289;
8. Core 2 Duo SU9300 - > two core, 1.2 GHz, 800 MHz bus, 45 nm technical process, 3 mb cache in the second level, TDP=10 W, $262;
9. Core 2 Solo SU3300 - > one core, 1.2 GHz, 800 MHz bus, 45 nm technical process, 3 mb cache in the second level, TDP=5.5 W, $262;
10. Mobile celeron 585 - > one core, 2.66 GHz, 667 MHz bus, 65 nm technical process, 1 mb cache in the second level, TDP=31 W, $107; *
11. Mobile celeron 575 - > one core, 2.0 GHz, 667 MHz bus, 65 nm technical process, 1 mb cache in the second level, TDP=31 W, $86; *
12. Celeron M 723 - > one core, 1.2 GHz, 800 MHz bus, 65 nm technical process, 1 mb cache in the second level, TDP=10 W, $161.

Intel did not forget , about the old 65 nm technical process, which remain in some new budget models celeron processors  . Associate simultaneously reports that Intel presented the motherboard D945GCLF2 on base of intel 945GC chipset and the dual core processor atom 330 (1.6 GHz). This motherboard pay with the integrated dual core processor will appear in September this year.

Add Comment ( 1 )

DATE:2008-08-20

We reported yesterday about the engineering model bloomfield processor with 2.93 GHz frequency witch did not show a very successfull result in games. Associates referred to the limitation of performance from the side of video card and he test platform.

According to Associates , nehalem architecture is optimized for calculations acceleration , processing of data bases and multithreaded applications. In this case contemporary games will obtain an increase in speed from the fulfillment of integral operations and from the capacious second cache level - After transfer from NetBurst to Core 2 Duo the  improvement occurred, which affected the speed in games in an obvious manner.

Now, after transfer from Core 2 Duo to Nehalem, a notable strengthening of integral block did not occur, delays at the first cache level grew from three to four cycles, but the  second cache level volume was decreased from 6 mb to 256 KB. The Imposing 8 mb cache in the third level in Bloomfield has a delay of 40 cycles, which is sufficiently slow.

Some games show a speed boost after transfer from penryn to Nehalem, but in these cases it is reached due to the more effective multhreading in core i7 generation processors  .

Add Comment ( 1 )